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FOREWORD
This document is the final re_rt for Guidelines and Design Efforts
for Radiation Resistant Circuitry performed for the Astrionics Laboratory of
Marshall Space Flight Center, National Aeronautics and Space Administration by
the Huntsville Research & Engineering Center of the Lockheed Missiles & Space
Company.
The work was performed under Contract NAS8-I1755. Technical aid and
direction for the Guidelines were provided by Mr. William T. White, Special
Projects, Astrionics Laboratory, R-ASTR-BP, MSFC.
Technical aid and direction for the design efforts were provided by
Messrs. John M. Caudle and John H. 0wens_ Jr., of R-ASTR-NFE, Astrionlcs
Laboratory, Marshall Space Flight Center.
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i. 0 INTRODUCTION AND SUMMARY
The effort on this contract was divided into two major phases: that
concerned with the generation of a circuit designer's guidelines manual for
radiation resistant circuitry; and that concerned with the design and analysis
of radiation resistant power supplies.
The guidelines manual effort involved a literature search on the
theory and measurement of radiation effects; the compilation of data of radia-
tion effects on components; the testing of components for which insufficient
data were available; the design, fabrication and irradiation of a 200 watt
power supply and a voltage regulator as typical of the type of circuitry most
adversely affected by radiation, and the generation of the manual "Design Guide-
lines for Circuitry in a Nuclear Reactor-Propelled Spacecraft." Because of the
size of the manual and the fact that it has already been completed and delivered_
it is not included with this report. Mr. William T. White, Special Projects,
Astrionics Laboratory, R-ASTR-BP, M_FC, is in charge of the manual and its dis-
tribution.
The second phase involved the design and breadboarding of power
supplies using the techniques indicated in the manual to minimize the susceptibility
to radiation. A novel 400 Hz inverter was built after the initial design proved
to be theoretically possible but required transistors with a combination of pro-
perties not yet available. A dc to dc converter was also designed. A detailed
analysis of switching regulation was made to assist the circuit designer to op-
timize circuit performance and minimize radiation effects.
1.1 Literature Search
A literature search was initiated to obtain as much information as
possible on the effects of the radiation environment on electronic circuitry.
To this end letters were sent to selected system manufacturers requesting any
non-classified information which could be compiled by LMSC/HREC and included in
the Radiation Guidelines Manual. Although circuit information was par_.icularly
emphasized, the majority of information which was received contained only com-
ponent level studies. Some microwave and TIMM circuitry information was received,
but this information generally attempted to cover facility capability rather than
useful data.
Most of the technical articles uncovered by this literature search
which offered circuit design techniques for radiation hardening invariably con-
fined their discussion to compensating the degradation effects of the nuclear
environment on semiconductors.
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1.2 Testing of "Building Blocks" and Circuits
Several circuits and "building blocks" were breadboarded by HREC and
irradiated at the Georgia Nuclear Laboratory Facility in Dawsonville, Georgia.
The testing and their results are described in the Guidelines except for two
circuits which failed during the radiation testing. One of these circuits in-
volved using a two-transistor equivalency for the silicon controlled switch
(see Figure 1.1). The mechanization had been successfully tried as an equiva-
lency for the unijunction transistor 3 but unfortunately a compensating diode
which tracked the base-to-emitter voltage variations in the device was not put
into the breadboard tested at Dawsonville. The results were an abrupt failure
as this sensitive voltage increased. The other circuit will be discussed under
a separate heading entitled: "200 Watt Power Supply."
+30VDO
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Figure i. i
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1.3 SNAPSHOT Program Conference in Sunnyval% California
One member of the HiKEC/LMSC staff visited LMSC's Sunnyvale facility
for the purpose of obtaining practical design guidelines from the design engineers
working on the SNAPSHOT Program. This trip proved very fruitful in gaining a
realistic insight into the radiation environment as viewed through the more
experienced eyes of these program members. They were more cognizant of the
limitations in measuring the actual radiation environment and had an excellent
knowledge of the grey areas surrounding surface effects and actual permanent
damage directly attributable to gmamma radiation. A rough draft copy of the
Guidelines Manual was reviewed by their staff and their helpful comments and
criticisms increased the readability and factual content of the manual.
1.4 The Radiation Guidelines Manual
The guidelines manual consists of three sections. The first section
consists of general background information in atomic and nuclear physics necessary
for interpreting the results and guidelines set forth in the remainder of the text.
The second section is divided into two parts. One is the careful inclusion of
state-of-the-art limitations in the semiconductor family caused by the radiation
environment. The reader is then invited to examine in detail some of the reasons
behind the limitations and methods by which they can be circumvented. The second
part of this section discusses other materials and electronic components which
would be subjected to the same environment. As would be anticipated, the ines-
capable conclusion is that the semiconductor is the weak link in any'electrical
circuit subject to nuclear radiation.
The final section consists of a compendium of design guidelines and
detailed derivations and formulae which are useful for designing radiation-
tolerant equipment. Also included are circuits tested and qualified for the
environment including actual performance curves. An appendix is included which
covers the derivation of some design equations and a glossary of useful radia-
tion terms.
1.5 The 200 Watt Power Supply
A 200 watt power supply was built for irradiation utilizing a switch-
ing/summing waveform technique (see Figure 1.2). The breadboard version was
first tested at HREC/LMSC and the results indicated that satisfacto1%r perfor-
mance might be achieved if the power transistors used could continue to provide
a useful gain. However, upon receipt at GNL in Dawsonville, the circuit failed
to meet specifications initially, and also failed catastrophically early in the
test program. Since HREC was not informed of the faulty circuit until after
the testing, no attempt was made to remedy the circuit or improve the perfor-
mance. This perhaps points up the need to have the design engineer available
at the test site to help avert this lack of communication.
3
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Performance data for the 200 watt Vdc power supply is as follows:
Chopper Frequency 1.6 kc
Regulation* + 0.5% at 20% to 120%
?ull load (see Figure 1.3)
Efficiency 83.5%at 20% full load
90_ at full load
Ripple 2.0% full voltage
*No regulation under low supply voltage (24 Vdc); see text.
Figure 1.3 represents the regulation of the 200 watt power supply as
given by a developmental breadboard util_zing two 2-N3232 transistors in parallel
rather than the 2N2125 transistors originally called out in the circuit diagram.
Figure 1.2 represents the 200 watt power supply.
The output voltage did not hold up under low supply voltage (24 Vdc);
however, this may be corrected by adding some turns to the secondary of the output
transformer. Some rise in the output voltage under light load conditions will
also occur, but this is not expected to interfere with good regulation in the 30_
to 120_ full load area.
1.6 Regulator Operation
The voltage applied to driver B is 180 ° out of phase with that applied
to driver A. With no current in the bias or feedback windings, there is no de-
lay of the applied signal through the mag-amp and therefore the output of driver
B is 180 ° out of phase with respect to driver A. The resultant sum, which is
applied to the power amplifier, is zero. As bias current is applied, the mag-
amp comes out of saturation, with the resulting conditions causing the applied
wave to be delayed before triggering driver B's transistors. The outputs of
A & B now start to come into phase with each other, resulting in a signal to be
applied to the power amplifier. At 1.6 kc, a full cycle is 625_s long. There-
fore, when enough current is applied to the bias winding, the mad-amp can delay
the applied signal 312.5 _ s (equal to 180 °) resulting in full matching of drivers
A & B, and full output power.
The feedback winding and sensor are arranged to force the mag-amp
back into saturation and thus reduce the output power. The common base amplifier
in the sensor plus the choice of operating point and load resistor (2K) provide
enough gain to establish a 0.5% regalation between 20% and 120% full load.
The mag-amp is capable of delaying the applied signal longer than
312.5 _ s. When this happens, the power supply becomes unstable. In some cases
using the sensor shown in the Sixth Monthly Progress Report, the output voltage
stabilized around 30 Vdc. This condition occurred most often under heavy load
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starting tests. To correct this instability, the diode-capacitor gates to
the bases of driver B's transistors were added. These ensure that the output
of B will never be delayed beyond maximum (in phase) matching with driver A.
With the present circuit, the bias is adjusted to provide enough
dela_ and resulting output power to supply 120% full load. The feedback winding
then regulates the output voltage for lighter loads.
LI_SC__I-RECA-(82893
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2.0 _INESMANU_
The "Design Guidelines for Circuitry in A Nuclear Reactor-Propelled
Spacecraft" manual is the principal product of Phase I of this contract. It
is intended to assist circuit designers to understand the nature of nuclear
radiation, its effects on components and circuitry and the ways in which these
effects can be avoided or minimized.
The manual has been delivered previously and is under the control of
Mr. William T. White of the Astrionics Laboratory, MSFC.
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3.0 PHASE I: CONCLUSIONS AND RECOMMENDATIONS FOR
FUTURE EFFORT IN RADIATION EFFECTS
The level of design quality for space applications has increased
steadily. As a means of reducing cost, there is an increasing demand for
off-the-shelf hardware as functional building blocks. State-of-the-art
improvements which continuously evolve are incorporated into programs only
when they can demonstrate a significant improvement with their use. However,
future planning must reflect adaptability to the anticipated improvements
which will appreciably alter the scope of many present programs.
It is becoming apparent in the rapidly evolving semiconductor field
that those products which are now used in off-the-shelf hardware must be com-
patible with anticipated improvements in future space programs. The alterna-
tives range from complete redesign of the sub-system in question to simple
replacement of undesirable devices with compatible higher performance substi-
tutes.
Many future space programs, as well as present ones, plan to subject
electronic circuitry to a new environment which severely degrades semiconduc-
tor performance...the nuclear radiation environment. Much has been written
on circuit design for survival in this environment, but unfortunately, there
are too many disjointed, parallel efforts attempting to qualify and demon-
strate component and circuit effects in many different nuclear radiation
environments.
If an equivalency can be demonstrated and statistically correiated
to show that the radiation tolerance of semiconductors depends upon device
geometry and manufacturing processes, then the first step in unifying the
multitude of test programs, either planned or in progress, would be accom-
plished. Further, if this equivalency can be used to predict device per-
formance in one radiation environment by subjecting the device to another
radiation environment, less expensive and readily available, then it becomes
feasible to specify and design all systems to be "radiation-rated". This
major increase in mission flexibility can be obtained at an insignificant
increase in time and money costs.
The semiconductor device is the most seriously affected component
of the electronic circuit performing in the nuclear radiation environment
(see Reference 2). The very properties of the semiconductor which achieve its
desired electrical response are, unfortunately, the most volatile when subjec-
ted to any external energy source. Since heat, light_ and electrical fields
bias and restrict semiconductor performance, it is not surprising that radia-
tion fields having a high energy content can cause "unpredictable" and
"unnatural" property changes in the device.
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3.1 The Damaging Effects of Radiation on Semiconductors
Only two major effects actually impart significant performance
changes to semiconductor circuits in the radiation environment. These are
ionizing effect induced by the electrical charge content of the radiation
flux, and the displacement effect damage produced by the "brute force" high
energy impact of the radiation particle with the target material's lattice
structure. The ionizing effect will cause build up, storage, or transfer
of electrical charge in a semiconductor device which can be minimized by
careful circuit design or removed once the energy source has been removed.
In this event, the circuit can again perform at desired specifications.
The displacement effect, on the other hand, causes an irreversible change
in the physical properties of the materials, which will usually cause serious
degradation of transistor action, increased leakage across reversed-biased
junctions, and decreased conductivity in each doped substrate (see Reference
2).
3.2 Selecting Radiation-Tolerant Semiconductors
The selection of a semiconductor device for optimum performance in
the radiation environment first involves careful selection of the device geo-
metry and power requirements necessary to satisfy the system's performance
requirements without compromising the necessary device capabilities. Quite
often, the applications engineer will require high power, as well as low power,
high frequency operation as well as audio and dc operation, and high voltage
as well as low voltage capability in a system. He will quite naturally speci-
fy semiconductor devices which are rated by the manufacturer for these appli-
cations. He considers doing otherwise to be inefficient and an annoying
inconvenience. On the contrary, it is important to make the applications
engineer realize how different is the semiconductor's performance in a radia-
tion environment. Thus, when transistor selection is required, any manufac-
turing technique which reduces the active geometry or increases the impurity
doping concentration or optimizes the base-to-emitter perimeter ratio is
worthy of consideration, even if it is less efficient from a purely circuit
point of view (see References 3 and 6).
3.3 Limitations of Commercially Available Semiconductors
Unfortunately, the manufacturing processes spelled out by these
requirements do not reliably restrict system failure due to semiconductor
degradation. The fact remains that the semiconductor registration system
currently employed completely ignores radiation tolerances. Therefore,
transistor parameter design can be accomplished by various manufacturers
under widely differing processes all meeting the registered design centers
and tolerances. Radiation-induced damage thresholds on the other hand can
be several orders of magnitude apart. To further complicate the picture
each manufacturer states quite openly on every transistor specification
sheet that he reserves the right to "improve" his product at any time with-
out notice. Since his only restraints are the "registered" parameter design
centers and their tolerance, he is free to meet these requirements with any
i0
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process which suits fancy and up-date or change the process whenever economy
or change in the state-of-the-art dictates. For example, he can change the
chemical composition of the epoxy seal or use different annodizing or protec-
tive coating processes. He can use large junction connections of one base
metal or smaller junctions of another. Hemay fill the case with inert gas
or plain air, or sometimes, when conditions demand,he will evacuate it.
Manyof these "beneficial improvements" reduce the radiation tolerance of the
devices.
,_ _i_e_ure becomes_s_ for _h_ _ser to examine and select
his semiconductor device on a lot-by-lot basis. He can intelligently select
a device class based upon manufacturing process, power requirements, and de-
vice geometry, but he must insure that the minor construction techniques do
not produce harmful side effects under radiation. From past performance of
semiconductor manufacturers, he can expect that uniformly frozen manufacturing
processes will be the exception rather than the rule over a long period of
time so that he must expect to have to _qualify his semiconductor selection
lot-to-lot (see Reference 2).
3.4 The Selective Sampling Procedure
Numerous methods can be used to select a transistor from a given
lot to insure that it can be reliably used for a given radiation environment.
In the limit, every electrical parameter variation caused by incident high
energy radiation flux can be used as a sensor for monitoring this induced
damage. As the radiation flux is allowed to accumulate with time, the damage
or degradation rate of the electrical parameters (hfe , hie, Icbo, etc.) in-
creases. As the total integrated flux exposure on the target area increases,
this changing rate may tend to level off or not, depending upon the nature
of the devices under test. However, one point is assured: that increasing
the total integrated flux exposure always decreases the effective transistor
action.
Methods of Selection: _ne various rates at which the individual
transistors degrade, if sensed early enough, can be used as a selection techni-
que for identifying the more tolerant devices. Variations in the most sensi-
tive parameter of transistor action, curr@nt gain, would be the easiest to
instrument and measure (see References i and 2).
There is also the possibility that the devices can be irradiated
through their maximum anticipated radiation environment; the most tolerant
devices selected and then under carefully controlled temperature annealed to
a condition approaching their pre-irradiated state. It has yet to be demon-
strated that significant post-irradiation correlation will occur with pre-
viously irradiated properties. NASA/MSFC attempted to show this correlation
with a number of silicon power transistors (2_N2125) without success (see
Reference 7).
Some evidence exists that the leakage current of a transistor group
sample can be monitored and the device, which has the highest leakage levels
or which exhibits the greatest leakage change during radiation, can be rejected
ll
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as a poor choice for radiation tolerance. However, because of the high im-
pedmucesand extremely low-level leakage currents involved in silicon devices
and the necessarily long test lines which couple the circuit in the radiation
environment to the external test equipment, it is doubtful that consistently
accurate data points can be recorded (Reference i).
Since the diffusion process allows the doping density of the sub-
strates involved to be large over the major portion of the active amea, manu-
facturing processes involving diffusion and grading techniques should improve
the transistor's tolerance to radiation. Planar _nd _]_ _p_t_x_a!__ ._ pro-
cesses usually employ diffusion techniques for forming at least the base and
emitter and, in the latter case, all three junction _reas. Since the masking,
etching, and timing of the diffusion growth can be accurately controlled and
reproduced, the electrical parameter variations between transistors (especially
in the same lot) can be held much closer than the older techniques such as
the alloy junction devices. Because of this close correlation of the physical
size and geometry relationships in e_ch transistor of the lot, more nearly
uniform radiation damage from device-to-device can be anticipated as well.
Thus, when a flux intensity is uniformly incident upon an entire target sample
with the precise geometry and size set by the above manufacturing processes,
the result should produce a reasonably uniform degradation of the entire lot
(Reference 3).
Application Requirements in the Selection Process: The applications
engineer must have in mind the desired response which the device will be asked
to generate before he can specify and interpret a selection process. For
example, a transistor for use in a high gain operational amplifier with feed-
back would be selected primarily for high gain. On the other hand, an open-
ended amplifier would require a transistor whose gain variation was minimized
over the radiation environment range. Thus, a transistor with a pre-irradiated
hfe of i00 and a post irradiation hfe of 30 would be a better choice for the
operational amplifier than one which has a pre-irradiated hfe of 20 and "a
post-irradiated hfe gain of 12. The latter, however, would be better suited
for the open-ended amplifier (Reference 2).
When switching applications are desired, the designer must be aware
of the current ranges being switched so that the optimum emitter-periphery ratio
commensurate with device rating can be selected. For example, a transistor
switching 0.2 to i ampere would probably be selected from a device capable of
5 amperes maximum collector current (Reference 2).
Program for Statistically Correlating Sample Sets: Before discuss-
ing the statistical program, the pertinent terms need defining and a typical
selection program for a high frequency transistor class is used as an illus-
tration of these terms:
o Samples: The significant number of devices necessary to in-
sure that an accurate population of devices' parameter
changes can be correlated.
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o Sample Set: The samples in one class of device selected
from one ma_nufacturer's lot.
o Class: A particular type of semiconductor with closely
correlated physical size and uniform material composition
per set.
To illustrate this procedure, assume that a 2N708 high frequency,
switching-type transistor manufactured by planar techniques is selected as
one _=oo of device for +es+_g It is calculated that tb_ sample number
necessary to provide accurate population sampling to a 904 confidence limit
is 30. Therefore, for each environmental test propo_::ed_ a manufacturer's
lot will provide one sample set per test. Since four radiation environments
are projected, each manufacturer must provide four sample sets or a total of
120 devices purchased from each manufacturer's lot. Thus, for example, Transi-
tron, General Electric, and Fairchild may be selected to provide the 2N708
transistors for the testing, and each would provide four sample sets of thirty
for a total class sampling number of 360 devices.
The testing program is defined explicitly in the following outline:
Three sample sets in each class will be exposed to three
separate radiation environments. One sensitive electrical
parameter will be monitored before, during, and after their
radiation. The integrated exposure flux of each environ-
ment will exceed:
i. for neutron flux: 1013 n/cm 2 (E _ 3.2 Mev)
2. for electron flux: l016 e/cm 2 (E _ 1.5 Mev)
3. for gamma flux: until the class is destroyed
o There will therefore be nine sample sets exposed to each indepen-
dent radiation environment:
Radiation Environment Class I Class II Class Iii
Neutron AI, BI, CI DI, El, FI GI, HI, Jl
Electron A2, B2, C2 D2, E2, F2 G2, H2, J2
Gamma A3' B3' C3 D3' E3' F3 G3' H3' J3
where letter designates specific manufacturer's lot and number
subscript identifies one sample set.
13
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o Using the data from each sample set, curves of the electrical
parameter degradation versus integrated radiation exposu_e flux
will be plotted on a semi-log basis. Damage correlation be-
tween gamma, neutron and electron flux will be achieved by first
fitting together the three curves corresponding to a manufactured
lot. This will be accomplished by varying the logarithmic scales
of two of the sample set curves. Then the equivalency should be
verified by cross-checking the equivalencies determined from the
other two fitted curves in the class.
o The same procedure will be used to establish the equivalency
factors for the other two classes.
3.5 The Case for Radiation Equivalency
There has been effort in the past attempting to correlate electron-
to-proton-to-neutron equivalency at vmr_ous energy thresholds (usually i Mev
or above). These studies have sho_vn, _or example, that one proton at i0 Mev
will do as much damage as 4.2 neutrons from an unshielded reactor which does
as much damage as 70 electrons at i0 Mev on a particular target material
(References 4 and 5). This equivalency holds only for a particular type
material (silicon solar cell) and cannot be expected to convert for other
materials. However, it is entirely plausible that particular classes of semi-
conductors (high frequency, switching type transistor for example) can also
be degraded by various radiation sources and a damage equivalency established.
Of course, the semiconductor's primary permanent damage mechanization results
from the displacement effect. This is directly attributable to high energy
particle bombardment of the semiconductor substrate. It is the energy content
of the particle which imparts the Frenkel Defect upon the lattice structure
and alters the substrates physical and electrical properties.
Consider the following analogy. A child's wagon rolling down. a
steep hill will have little effect upon a brick wall at the bottom. On the
other hand, a diesel locomotive would only slow slightly upon impact with
the same wall. The same disruptive result will occur to the wall if struck
by a large truck, a cannon ball, or even a hurricane. Except for the wagon_
all of these devices had one property in common; each device contained high
energy. The wall's physical configuration was as surely changed by each
high energy impact. Since the energy content of the radiation flux is the
primary, permanently-damaging mechanism and ionization, secondary emission,
and radioactive decay can be classified at best as second order effects, it
is reasonable to assume that permanent damage to a semiconductor will result
regardless of the carrier used. Thus the semiconductor itself can be used
as the sensor to "estimate" the degree of d_mage imparted from ar_ given
radiation flux environment. Therefore, if a class of semiconductors is
selected whose physical properties are very uniform through the samples
(as should result for planar devices for example), they can be irradiated
under different radiation fields to an equivalent electrical parameter
degradation with the integrated flux exposures of each flux field recorded.
14
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Then for this class of device _n equivalent d_mage correspondence can readily
be formulated empirically. Once established for this semiconductor class,
then only one flux field need be utilized thereafter to qualify the devices
for each type environment (proton-electron for example).
Evidence exists that the electrical parameters of silicon transistors
are degraded considerably in high energy, pure gamma flux fields. Both LMSC
in qualifying semiconductors for their SNAPSHOT Program and the Astrionics
Laboratory of NASA/MSFC for a similar semiconductor qualifying program encoun-
tcred ÷_ _ (_ _..... 7) u_ _n_te•,e e_,_eo I and Because uz'_ _=-_ =-=_ _ economic
advantage as well as the testing flexibility from the numerous gamma sources
available, an equivalency correlation between gan_ma-_adiation-induced semi-
conductor damage and electron, proton, and neutron-induced damage will be
highly attractive (see Figures 3.1 and 3.2).
Once the equivalency is established, the low cost selection techni-
que can provide semiconductor device_ _u2 most radiations where duration of ex-
posure and high energy fields limit the choice of semiconductors to the screened,
radiation-tolerant type. Thus, job lots of commercially available semiconduc-
tors can be qualified by the manufacturer for use in most missions, including
long duration space probes, nuclear-propelled boosters, Van Allen Belt and
other space located radiation belts, and perhaps nuclear detonations.
3.6 Establishing the Variance of Device Parameters for Transistors
Present day manufacturing processes offer excellent control stability
over the basic device geometry and most of the doping impurity densities. The
planar process, for example_ offers precise masking and etching techniques with
carefully-timed, gaseous diffusion building at least the base and emitter sub-
strates. However, if the current gain of each device in a lot is measured, a
relatively large spread is obserced. With the geometry tolerances held as
tightly as they are, the major contributing factor lies in the degree of doping
provided each base substrate. The base thickness is orders-of-magnitude less
than that of either the collector or emitter. Since the doping is controlled
by timing the gaseous diffusion of impurity atoms, this timing requires much
higher precision for forming the base region than for the emitter. Therefore,
a small variation in this timing will strongly affect the base area doping
concentration.
One of the basic rules in transistor physics states that the degree
of transistor action is controlled by the relative differences in dopant
density between the base and the emitter. Therefore_ the first order reason
for observing the current gain variation in a large sample is due to the
relative fluctuations of the base dopant density.
Displacement-effect damage, if imposed upon the same class materialj
will tend to impart equal damage. However, based upon the above discussion
the higher gain devices in a lot will have fewer impurity atoms present in
their base region than their lower gain counter-parts. Therefore, there will
be a tendency for these higher gain devices to "lose" relatively more impurity
15
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3.1 - GAIN DEGRADATION OF A NON-PLANAR PASSIVATED
ZN657A TRANSISTOR DUE TO GAMMA EXPOSURE
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carriers per Frenkel Defect than the higher-doped base, lower gain devices
which have a physically larger number of impurity carriers to lose.
The trend for damage change as a function of current gain was ob-
served at the Lockheed Georgia Nuclear Laboratory where small samples of
transistors were irradiated (Reference 8). It was noted that in choosing
an arbitrary failure point of 50% gain degradation, many of the devices with
high gain failed first, the lowest gain devices failing last. Of course,
only a small number of devices (lO to 20) were tested and no significant
analyses were attempted. However, m_o r of the semiconductor testing results
repeat this observation while at other times this correlation cannot be shown.
It is anticipated that manufacturing defects, which c_n significantly, alter
the device electrical performance under radiation, will be observed as "un-
predictable" and "unexpected" variations in a small number of lot samples
which must be disqualified.
Fortunately, the marzafacturer can provide a much tighter correla-
tion of his devices at a small increase in cost. Since yields in his transis-
tors tend to fall into selective distributions (i.e., 5000 devices in a lot
of 12,000 may fall into a narrow gain strata between 55-65 hfe), the manufac-
turer can easily select transistors lying in this high yield range. A sample
distribution of these devices will inherently have a small variance and easily
estimated mean. Thus, not only can this distribution be readily provided_ but
any statistical sampling method will necessitate fewer samples to provide equal
confidence limits than a more random selection from the entire lot's sample
distribution uniformly since not only are the geometry parameter tolerances
small, but the doping concentrations in the base regions are similar as well.
The damage or degradation changes versus total integratea flux of aro_ high
cner_- radiation can be correlated with confidence due to the controlled uni-
formity of the sampled detectors. Tqqe damage equivalency between different
radiation fields can then be correlated for the particular semiconductor.class.
After verifying the damage equivalency for a class at a particular
current gain range, the manufacturer will be required to select a significant
sample number from a lot in the low and high current gain ranges. To reduce
the cost of testing, these devices will be irradiated and measured at the same
time as the high yield range of devices. With this information a family of
curves can be drawn so that expected current gain degradation as a function of
integrated flux is shown with current gain as a parameter.
By qualifying several manufacturer's transistors of the same class
and by substantiating that the equivalency can then be established for a class
rather than for a particular manufacturer, this significant performance history
can be used to continue qualifying and rejecting transistor lots and individual
samples in the same class. Thus_ the device may be qualified with only the
relatively inexpensive gamma radiation.
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3.7 Integrated Circuit Considerations
The integrated circuit (iC) is a relatively new device which is
rapidly coming intowidespread usage because of the great system flexibility
it permits without compromising system relig0ility. As herein used, the term
integrated circuit is understood to mean a monolithic, silicon, planar-epitax-
ial, digital circuit in either a flat-pak or TO-5 metal can. Analog integrated
circuits have recently become available, but the number is still small and the
availability so uncertain that it is questionable whether to include them at
this time. However, the techniques described can be employed for integrated
analog circuits if desired.
The first consideration is to limit the selection to the five major
suppliers: Texas Instruments, Fairchild, Wes_inghouse, Motorola, smd Siliconix,
since only these companies are firmly committed to continued IC production,
the others being still in the pilot-_:u _cage and subject to abrupt withdrawal
from the market. These five companies snare 90_ of the IC market and thus are
more apt to have consistent production runs, extensive quality assurance pro-
grams, etc. Thus, the results of the recommended program are more likely to
be applicable in the years immediately following.
The second consideration is the type of integrated circuit to be
tested, it is recommended that a single-gate, _i'L NAI_/NOR be the circuit
used for testing. This choice is predicated on several basic facts. A single-
gate chip is somewhat less expensive and much less work to test, record, and
analyze. Since multiple gates will consist of the same geometry as on the
first gate, much less variation will be encountered than among the same num-
ber of gates on separate chips. Thus, a given amount of testing effort wi_l
...._-_ _+_ i_ sep_f_ ehi_s are usedproduce more _b_ ._ ....... .
The diode transistor logic (DTL) is preferred over other types.of
logic for reasons of inherent tolerance of performance degradation and wide-
spread availability. SU-HL or Sylvania Universal High Level logic is a multiple-
emitter configuration avail_oie essentially only from Sylvania. This lack of
widespread availability severely li_ts its usefulness in a selective sampling
program.
Emitter-coupled logic (ECL) such as Motorola produces is very high
speed but achieves this speed by means of a very small signal swing. To operate
over a temperature range, a temperature-sensitive threshold voltage supply must
be incorporated. Thus, very little additional variation can be tolerated by
the system. It is to be anticipated that this will be the logic system most
susceptible to radiation damage.
The resistor-transistor logic (RTL) as employed by Fairchild Micro-
logic (and a similar form produced by Siliconix) is in reality an analog summing
of resistor currents to bias a transistor base above or below its cutoff voltage.
The resistors are formed from doped areas of the substrate and are difficult to
control accurately. This, plus the inherent analog nature of the system, limits
the normal fan-out to three. A_ny appreci_ole radiation-induced degradation
would render the system completely unusable.
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_nus the field is for all practical purposes limited to the most wide-
spread and reliable logic of all, diode transistor logic (DTL). In this form,
the logic is performed by diodes with the transistors providing power gain and
signal inversion. This type of logic uses large signal swings, a current steer-
ing type of circuit and transistor overdrive. It is characterized by large fan-
out and high noise rejection and thus inherently possesses a large performance
degradation tolerance.
Figure 3.3 shows basic NAh_ gate. The input resistor, R, provides
a relatively constant current which is either shunted to ground via one or more
of the input diodes _ud the transistor of the driving circuit or is shunted into
the base of transistor Ql"
The IC equivalent of current gain is fan-out, inasmuch as the base
drive is fixed. By selecting a NA_ND without an internal connection to the collec-
tor resistor, the total collector curr_ is available for measurement via an
external load. Hf_ is defined as h_Efsat_ in terms of the maximum output current
which can be suppl_ed to an externa_i"[oadJwithout causing the collector-to-emitter
voltage to exceed the maximum allowable saturated voltage. Except for this minor
difference, the previous remarks _oout current gain apply to integrated circuits.
Since integrated circuits are by nature small-geometry, high-speed transistors
and diodes, they might be thought to be inherently radiation tolerant. However,
it is not quite that simple. In addition to the logic diodes and the transistor,
there are also biasing diodes and the gate resistor_ each of which is affected
by radiation. Thus, circuit failure is not so much a question of the transistor
itself as the associated elements. Unfor_unately, the diode forward voltage and
the resistor both tend to increase with radiation. Both effects decrease the
current available to the transistor base and Lhu_ _gravate _- _-
current gain of the transistor. Since various manufacturers use different resis-
tor values, current levels, doping levels, etc., it cat,not be predicted what the
radiation resistance of a manufactured device will be until actual tests are con-
ducted. However, it is certainly advisable to select devices capable of'high
fan-out and to derate this parameter considerably.
3.8 Other Advantages
Rejection of Ionization-Sensitive Devices: The gamma radiation test-
ing program can be used to reject devices which are highly sensitive to ionizing
radiation. When sample sets are exposed to shorter time durations of gamma-
radiation some, or many, of the individual samples, depending upon the manufac-
turing techniques, will diverge rapidly from the expected class degradation
curve. The precise reason for this divergence is unimportant so long as manu-
facturing processes are available which allow highly reliable qualification.
_ne divergent samples are rejected as unreliable and poor risks. _nis method
should reject many individual devices which have flaws and weaknesses which are
uncovered by the punishing radiation environment. Some of these rejects will
be the occasional, unexplained failure which survives the current testing
methods.
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Therefore, the same class degradation curve initially qualified for
radiation-equivalency correlation can be used for detecting, to a high con-
fidence limit_ devices of this class which will not only survive the radiation
exposure but also select those devices whose electrical parameters can be de-
pended upon to remain stable. This is a currently anticipated problem which
will exist at the gamma flux levels encountered by the instrument unit of a
spacecraft using a nuclear propelled booster.
Early Detection of Unreliable Devices: Individual samples can be
rejected (when conditions demand lO0_ testing to assure very high confidence
levels for survival) if the class damage curves are scaled with confidence
levels as a parameter. Then, any particular device w_ich falls below a mini-
mum threshold level at a fixed lower radiation e_posure will be disqualified.
The integrated flux exposure will be chosen to allow significant data points
but still allow a usable range of qualified radiation tolerance. The threshold
will be determined from the class _alification data.
Supply of Post-Irradiated Devices for Worst Case Design: Another by-
product of this testing under gamma radiation will also provide the applications
engineer with irradiated transistors for proving out circuit performance. The
circuits can be designed for operation before and after the total radiation
exposure and the results verified by interchanging each pre-irradiated or
screened device with its post-irradiated counterpart. This method will further
enhance the chances of success for that circuit during the mission.
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4.0 PHASEII: DESIGNOFRADIATIONTOLERANT
POWER_JPPLIES
4.1 400 Hz Inverter Development
Figure 4.1 presents an amplitude modulation system similar to the
existing mechanization except the voltage reference in the switching regulator
is a.c. This combines the voltage regalation and power amplification functions
into a single switching circuit and results in a synthesized sinusoidal output
waveform. The technique has much merit but these design problems are apparent;
1. The filter on the switch output must accommodate a large dyna-
mic swing.
2. An additional circuit is required to establish the initial mag-
netization conditions on the core.
3- Proper circuit operation requires a minimum load.
Again a size reduction may be accomplished by the addition of a dc to dc con-
verter on the input. This would eliminate the latter two problems.
It was suggested that the amplitude modulation system with an integral
dc to dc converter be used for the final design. This configuration combines
design simplicity, high frequency conversion, and efficient operation.
Briefly, the proposed inverter mechanizations to be studied were:
de-de
Converter
Astable
Mult ivibrat o r
ZenerClamp
,,, ,,
Signal
Filter
SYSTEM I
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SwitchingRegulator
I Driver
.
Diff.
Preamp
I SwitchingRegulator
t
Driver 1
Diff.Preamp
!
DC Ref. 1
l
k
I dc-deConverter
Astable I
Multivibrator
Eectifier
Filter
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i' Chopper
,- ITrosfo er
Filter_
SYSTEM II
e
o
Each of these uses a high-frequency converter to reduce transformer size as
well as a switching regulator for efficiency. The mechanization difference is
the utilization of an ac reference for the first system as opposed to a dc
reference, thereby combining the regulator and chopper functions into a single
component and reducing filter size. The primary effort has been on this sys-
tem.
Before the inverter design continued, it was necessary to determine
if the filter is realizable for this mechanization. To simplify the procedure,
the following assumptions were made:
i. The high fr_q_1_oy _- _.... _- chopper, which are bridge-
rectified and capacity filtered before the switching regulator, will be con-
sidered a firm DC voltage of + E volts.
2. The saturation resistance of the switching transistor and the
diode (which conducts when the transistor is off) are considered equal and
called R. Also, the resistance of the filter inductor is lumped in this term.
3. The inductance and capacitance are considered ideal lumped
parameters.
Figure 4.2 shows the circuit to be considered for analysis with its
equivalent circuits for the "on" state and "off" state. Whenever the reference
voltage exceeds the load voltage_ the driver turns on the transistor switch.
When the load voltage exceeds the reference, the switch is turned off. Thus_
if a threshold voltage is assumed, it is of interest to determine the charging
and discharging times of the switching regulator at various phases of the 400
cycle output voltage waveform. These charging and discharging times along with
this threshold level are critical in determining system response, maximum
switching speed, ripple, and regulation. The switch driver responds to ar_
deviation from the reference level with this threshold tolerance.
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Figure 4,Z- Switching Regulator and Filter
_ote that the discharge and charge rates must always be greater than the maxi-
mum rate of change of the reference envelope which is EOO (the derivative of
E sir_t with cot= 0). • .
' L_ ..... ;.-- 400 cps----_,_
Vtn cshol
- Threshold Enve lope
This charging and discharging rate is defined as follows:
- V L - V L
VLon off VLoff on
For charging: T For discharging: Toff
on
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H an ideal system is assumed (no transport time lag),
is described below.
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The equivalent circuit (Figure 4.3, B and C) reveals that the charg-
ing and discharging pulses are working into a biased level. To illustrate,
note that when the reference envelope is at a maximum level, the system will
discharge toward the steady state value of RE/R+Ro. The time it takes at this
point to discharge through the threshold level is less than the time it takeff
to discharge through the threshold level on the other extreme of the envelope,
the minimum voltage point. The same reasoning applies to the charging times.
At the minimum value of load voltage, the system charges at a much faster rate
than at the maximum voltage where the differential charging voltage is much
smaller. Thus_ the maximum load voltage has the lowest charging rate and the
highest discharge rate while the minimum load voltage has the highest charge
rate and the lowest discharge rate.
At this point, it is necessary to describe the system's dynamic
response with time. For this analysis, circuit B in Figure 4.3 is used when
the switch is on and circuit C when the s_4itch is off. The initial conditions
must be determined from the circuit condition preceding the time of switching.
If we assume symmetrical operation, that is, that Ton of maximum load voltage
is identical to Tof f for minim_n load voltage, and Tof f for maximum load vol-
tage is identical to Ton for minimum load voltage, then only two conditions
need be evaluated as the extreme cases for our analysis. If Toff is chosen
with maximum voltage existing across the load, the maximum charging/discharging
rate can be determined with the initial conditions at this point equal to the
reference envelope E sin_t. If the Toff is chosen with minimum voltage exist-
ing across the load, the minimum charging/discharging rate is determined and
the initial conditions are still evaluated at _ sin_t. For the analysis,
then, it is only necessary to consider circuit C_ the equivalent circuit with
the switch off.
Evaluation of the Initial Conditions: A_ long as the system turns
off when it coincides with the ' reference envelope_ sin_t, a statement of the
current through the filter inductor and the voltage on the capacitor at any
time is sufficient. This approximation is valid as long as the threshold
level is a very small portion of the load voltage as it is at the chosen points
of interest.
The following equations are derived from the equivalent circuit of
Figure 4.3C.
when VL = VRE F at that time called t = to
A
at t = to V L = E sin_nt n where _n = freq. of inverter
-- (2 _) (400 cps)
= 2512
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(i) /%V = E +E sin03 t
C n n
(2) IA = Ic + IL
IL
#%
E sin03 t
nn
IZC n IS in (60ntn
-_)
For the equivalent circuit condition:
_nLo3r tan -Isin |63 t -
nn "_OJ
(3) IL =
_Ro 2 + (60nLo)g
In the diagram below, note that the total increase of voltage over the threshold
range during time Ton is defined as
Vi - V.1: VT + _" uFsin_nnt- sint0 n(t n - Ton)]
- sinLdn tn- Tonbut sinCOnt n ( ) = sine t - sinm t cost0 T +nn nn n on
sino) T cos(d t ,
n on n n
VL
E sin_t_
÷ / /
Vtlireih°id /I
, I
Toff- _
V_ C
I
_--Ton
I
t time
n
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so that if Ton << t
n
F
= E Lnlsinco-tn- sinco t cosco T + sinco Tn n n on n on
T _ 1
c°Scon on
sire0 T -t0 T
n on n on
A
:. ¢ = E co T cosco t .
n on n n
and the total voltage differential is
c°S_nt _
(4) Vf-V i = E conTon coScontn + Vth
Vf-V i n V L Vth
T _ E COn c°Scontn T
on on
•: The current I through the capacitor is:
C
(5) AV L CVth ^= C - +c0 C E cosco t .Ic At T n n n
on
th_s .u^ ...
_,,_ current _ the filter inductor can be closely approximated from (3)
and (5).
^
E
-I
= t -tan
(6) IA I Ro2+ (conLo)Z sin [con n
L . CVthC°n o ^
] +co C E cosco t +--R n nn T
0 on
Now the initial conditions at turn-off can be estimated from equations
(I) and (6). It is necessary to select the voltage of interest and estimate the
turn-on time, Ton. If this turn-on time estimate correlates with the calculated
time, it acts as an excellent check on the actual system calculations.
Derivation of the Filter's Dynamic Response: Using the equivalent
circuit of" Figure 47_ the f0']10wing mesh equat'ions are written:
(7) --_-E + LI A : [R +R o+ (L+ Lo)S] II(S ) - [Ro + S L o] Iz(S )
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E
(8) S L CS.Z+ R CS + I1
V c
= " IRL..+ S Lo] II(S) + o o I2(S)S o SC
(9) VL(S): I (S) - Iz(S) ] Zo(S)
+SL
where Zo(S) = R o o
(i0) AII(S):
SLI A- E
- [Ro + S Lo]
S
E - V L CSZ+ R CS + 1
C o 0
S SC
 Iz(S) =
_+ Ro+(L + L°)S ] SLI A- E
S
E-V
[ +SLo] c
- R° S
(IZ) a =
AT1
[oL CSZ+ RoCS + i]
SC
(SLI A- E)(LoCSZ+ RoCS + I)
SZC
(E- Vc)(Ro + SL o)
+
S
SC
SC
= LLoCIAS3 + (LCRoI A- ELoC)S z + (LIA-
+ EL CS Z- V L CSZ+ ER CS- V R CS
O C O O C O
R EC)S - E
O
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(13) A11
LLoCIAS3 + (LCRoLA- VcLo c)$2 + (LIA" RoCVc)S " E
$2C
(_)( E): c.+ ,Ro+S o,AI2 + R + (L + Lo) E V SLI A-
o S S
AI 2 = (R + Ro)(E - V c) + (L + Lo)(E - Vc)S + SZLLoIA + SRoLI A- ELoS - ER o
(14) AIz
ER - Vc(R + Ro) + [L(E + RoIA) - V c
S
(L + Lo) 3 S + LLoIA SZ
(15) (zI-zz) =
SZC
F,, , • ,_ io ±o ][T CSZ+R '_ + I]A= i_''T*_°'' ' *" ' *'o]_o o "_ - R Z_ ZL R S- L Zs z
O O O O
CS
L _o,L CS 3 + _/LRoC + L R C + RL C + R L C - ZLoRoCIS Z,A=(L + O O O O O O
L 2.CS 3 + (RR C +R ZC + L + L -R 2C)$ +R + R
O O O O O O
SC
(16)
LL
O
A=
S
l-i-- RR° / R + R °
[$3+{_ +--_)SZ+ IL---_-+L G +L--L---,S+LL _ "]
0 0 0 0
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11(s) - iz(s)=
LC(E - Vc)SZ + [LI A + R C(E - Vc) jS - E
O O
(17) I1(s) - iz(S) =
E-V [ IA R (E_Vc)] LL c¢ S Z + L_+_-L- S ELo o o o
R R S Z I RR° I S + o
S $3 + +_ + _ + +L---_l LL C
o ol o J
(18)
VL(S) : [Ii(S) - Iz(S)][Ro +SLol
(19)
_E - V c IA R R
(z0) Define D O
= S $3 + + + _ + L----C+L-L - S +LL C
O O O O
Then:
(Zl) DVL(S ) = (E - Vc)S3 + + + (E - V c S Z
+lIAR° E RR ] ER°-----9-°(E - Vc) S + LL-----_L E U +'L-c + LL
o 0 0
Assuming values for the system parameters allow the calculation of
D in (2-0) above.
Let R = 2 ohms
R = 21.7 ohms
O
L = 0.50 mh
L = 10.30 mh
O
C = l.Ouf
E = 45.0 V
(22) D = S 3 + 6.105 x 103 S z + Z.l x I09S + 4.6 x i0 Iz
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into:
Using synthetic division to find the real root, the expression factors
(g3) D = (S + 2.19 x I03} [(S + 1.958 x I03) Z + {4.57 x i04)2].
The numerator (21) can be combined in terms of initial conditions in the fol-
lowing manner:
(Z4) DVL(S) = E 3+ _+_o Sz+L--Eo -L--Cj S L
c "_ + "g_o j sZ RR sZ R
Knowing the initial conditions allows the S-plane evaluation of this response.
The total VL(S ) can be written:
E
(25) VL(S ) =
S
S3 + _+L--- + LL LC S LL
o O
(S + Z. 19 x 103 ) [ (S + 1.958 x 103) 2 + (4.57 x 104) 2]
+
C SZ + _ S - V c S 3 +
O
D
_+
O
sZ + L---£--
o
s(s+ z.19x 103)[(s+ 1.958x i03)z+ (4.57x i04)z]
These equations can be expanded using partial fraction expansion and the in-
verse LaPlace transformation taken to yield the load voltage variation in the
time domain.
If the natural damping ratio for this equation is examined, "it is found
to be entirely too small to be useful and the circuit will oscillate near the natu-
ral frequency, since the voltage will not damp out before the next pulse appears.
a = 1.958 x 103 = Zdc0
n
a 1.958
Zoo (Z)(45.7)
n
- .0214
By decreasing L and increasing C, the damping is increased.
L = 50 l_h and C = I0 l_f,.
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Then:
(26)
(2T)
Now the damping ratio is:
level,
D = S3 + 42.1 x i03S 2 + 201 x 103S + 4.6 x 108
D = (S + 2.4 x 103) (S + 19.88 x 103)2 + (43.7 x 103) 2
= 19.88 : 0.227
In order to prevent the undershoot from exceeding the threshold
the damping ratio must increase to near 0.8. This can be accomplished
by allowing L = lO/_h and C : I02 _ f.
(28) D = S3 + 2.02 x I05S 2 + 14.21 x i09S + 2.3 x 1013
(29) D = (S + 1.66 x i03) (S + 105)2 + (.622 x 105) 2
: l : 0.8o4
Since the calculations involved are very laborious and the results
for switching time determination appear inconclusive because it is necessary
to settle upon an optimum damping ratio which will still allow size reduction
and good frequency and amplitude stability, the filter circuit was programmed
on Lockheed's analog computer.
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400 Hz Inverter's Computer Mechanization: The circuit below depicts the
electronic equivalent programmed on the analog computer.
R1 L1 V 1
C1
R2 L2
A
0 E sinst
alVI
_a2V 2
V2
i
cI
i
m
m
= 2512 rad/sec
Current equations are used to describe this system's response. They
are derived below.
Writing the node equations:
V1 - V2 0 - V2 0 - V2 0 - V2
=0
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expanding, this _ecomes:
VIR 3 = V2R 3 + V2R3C2S(R 2 + L2S) ÷ V2(R 2 ÷ L2S) ÷ V2R 3 + LoS ]
Ii R2 + L2S R2 ÷ L2S1V1 = V2 ÷ C2S(R 2 + L2S) + +
R3. Ro + LoS ]
IL2C2S2 I L2 R2 R2 + L2_7_= V2 + R2C2 + .--'IK31S + 1 + --+ •
V1
R3 Ro ÷ Lo
_(R2C2 L2
V2S2 = . __ +
[_L2C 2 %L2C 2
÷
(L_2 R2SV 2 + + R3"_2C2
V2 +
L2 P' 1
R2 + 1 V2 " I ÷ _ V2 - _ ' LO
Ro + w.-P
% "'0 /
V 1
m
L2C 2
Let A" s
_t| __.
C|| r.
C2R 2 ÷ C2L2
1 ÷ _
C2I, 2
R2
Rol-2C 2
1
L)t! _ m
C2L 2
L2
_-- 32
112
I.
0
R
0
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Then:
(i) : - - C" (_ + x2P 1V2 -A"V2 B"V2 + _op/ ÷ D''VI
÷in + 0 - V CIS ÷ .,.= 0.
R 1 ÷ LIS R2 + L2S
Let
÷in (R2 ÷ L2S) ÷ V2 JR1 + LIS) =
e.
in
• LI.L21s.RI.R2]vl
S CIRIi_ ÷ LI ÷ L2
RIL2 + R2L!. S2 ÷ _ S ÷÷ , ,,
LIL 2 CILIL2 •
R1
÷
R._'_ V1 =
CILIL2 J
R2 L2S ÷in VoR_ LIS V 2
e. + ÷ _ .L ÷ - ,
CILIL2 zn CILIL2 CILIL2 CILIL2
E,, : (R2LI ÷ RIL21cI I" :
\ CILIL2 /
F" = Cl R1 R2 + L2 + LI'" J" =
CILIL 2
R2 ÷ R1 K" =
G" :
CILIL 2
R2 L" =
H" =
CILIL 2
L2
CILIL 2
R I
CILIL 2
L1
CILIL2
i
CILIL 2
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_ F,,vI - F" - G" vI • J" V 2 K"÷ If" 0in + I" ein + + 2
(2) V1 -- - F_" V1 -F" V1 -G"f Vldg + it" f e.ln.dt + I" e.ln * J"f V2dt + K" V2
Equations (I) and (Z) are now generated on the analog computer along with
an electronic switch for positive and negative ein (see Figure b_ ). The reference
voltage and portions of V 1 and V Z are summed into amplifier IZ which drives
the electronic switch. Table I lists the calculated values and coefficient of each
pot used in the program. The amplitude and time scaling are also given in the
table. Systems 3 and 5 are the third and fifth computer runs respectively with
the following circuit values used.
R 1 = Z_ R z = 0.5 fl R 3 = 3 kfl 1
L 1 = 60 Bh L z : 1.5 mH L - 10.3 mH
O
C 1 --0.5 BF C z = Z BF R = Zl.7 flO
System #3
= 0.30
=at
J
Same as System #3 except L Z = 0.75 mH
JCZ= 4_F
System#5
It was found that a minimum voltage level of .+ 60 VDC was needed to drive
the filter sections without causing the loop to open at the high or low voltage level.
The ripple shown on the computer runs was below 1/2 V peak to peak, and the
regulation scaled from the no-load to full-load switching on the computer run for
System #5 was below 1 per cent. There was no noticeable change in output volt-
age with variations in ein as long as the 60 V margin was maintained.
Figure 4.5 shows the output voltage V2 as a function of time first in the un-
loaded and then switched to the loaded case. Note that on all these figures, that
the time t = 0 begins on the right.
Figure 4.6 shows the output ripple and indicates the system stability when a
small perturbation was applied. Note the time scale change on the left. Figures
_.7 and 4.8 show the number of cycles it takes for the output to stabilize when the
system is first turned on. Figure 4.7 is the no-load condition and Figure 4.8 is the
loaded condition.
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Figures 4.9 and 4.10 are from the fifth computer run while the pre-
vious figures were made on the third run. Figure 4.9 shows the regulation
when the load is switched in and out. The slight distortion which appears on
the output traces damped out after 15 cycles. Figure 4.10, again, shows the
ripple and response to a small perturbation. Note the scale change to iV/cm.
General Mechanization of the 400 cycle Inverter: The block sche-
matic, Figure 4.11, incorporates the filter results from the computer study
with a general method for mechanization. As pointed out by Mr. Owens and
verified by the computer run, a simple diode will not perform the commutating
function due to the reversal of load current. It is necessary to b_w_tch from
the plus to minus side of the line. A gating method was incorporate@ to accom-
plish this. Silicon-controlled switches lend themselves to this type of opera-
tion, but because of their instability under radiation and frequency, other
limitation methods of gating with transistors were explored.
Driver Mechanization: Two basic forms of drivers involving both
bistable and tristable circuits have been used to study the power switch
characteristics. The prime requirement placed upon the driver has been to
provide the fastest possible switching signal for the power switch. Basic phy-
sical properties of the power switch have delayed the development of the device.
There are many highpower transistors which can withstand 150 watts.
However, these transistors typically have switching times of 5-72_sec. Labora-
tory tests of this circuit, with power supplies of _ volts, have developed
current transients of 2 amperes with transistors which switch in 200 nsec.
Hence, a 5/_ sec, 150 volt short circuit cannot be tolerated.
A base driver circuit can be designed to account for a 52_sec switch-
ing time by delaying the turn-on of the second transistor by an equal time.
However, the switching circuit now under development uses a switching frequency
of 50 kc. A 52a sec storage time at this frequency would reduce the maximum
possible modulation to 50_. Thus, a higher supply voltage is required in order
to maintain the required current.
A lower switching frequency can be used, but this will require a
larger filter-inductor and a higher supply voltage. The larger inductor will
be required to support current longer during the opposite voltage cycle. The
higher supply voltage will be required to provide the same initial L/R slope
through the larger inductor.
Higher speed transistors rated for Ic max of 2 or 3 amperes and VCE
max of 180 volts are still unacceptable because they experience secondary
breakdown (see Figure 4.15) when called upon to switch the inductive load.
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Figure 4.12
I
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The emitter follower input provides isolation from the voltage transients
seen at the Schmitt trigger input. The transformer-coupled complimentary"
pair are turned off by positive pulses from the Schmitt circuit and provide
the required 200 mwatts for driving the power switch.
The sensor voltage will be resistively summed with the reference
voltage. The resulting error voltage will modulate the integrated square wave
feedback required for self oscillation.
Some minor circuit changes will be required to provide temperature
compensation.
The power switch calls upon the best properties of a power transistor
and a high-speed logic transistor. Referring to Figure 4.13, the transistors
must have a fast switching time in order to avoid shorting the positive and
negative power supplies. This implies a thin film, low base capacitance tran-
sistor.
The same transistor must turn off a maximum load current for an in-
ductive load of about one ampere with a VCEmsadmumof 140 volts.
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Q1
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T
Figure 4.13
Figure 4.14 shows that the power switch must be capable of both high
•current and high voltage for a short duty cycle.
--ResisTive load line
1 amp
\_ /--Inductive load
l_ne
140 VCE
Figure 4.14
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No single transistor now available can meet all the requirements for
the power switch, therefore, a multiple device approach _¢ould appear the
only method feasible.
A number of high current-low voltage transistors may be placed in
series as in Figure 4.16.
,,-\I \/ \I
I
\/-
ku.d
Figure 4.16
Q2
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Paralleling many high speed transistors (Figure 4.17) and dividing
the current between them appears to be the best solution. The transient cur-
rent can be kept low and current division appears more reliable than voltage
division. Secondary breakdown may also be avoided by keeping the current in
each transistor below the secondary breakdown power level. However, attempts
to mechanize either combination did not prove practicable. The requirement
for high switching speed (i.e., low storage time) was not met for either
mechanization.
mm,m mm,mmmmw_m, mm, mmmm, m m ,,,J HI
I
I
!
i
I
I
I
i
I
I
I
I
I
I
I
ii i
I
....____u.__.i
Q2
Figure 4.17
A different approach was tried. The switch problem was solved by
simply using high power switching transistors and accepting the 2-5 micro-
second storage time. The circuit is shown in block diagram form in Figure
4.18, and in schematic form in Figure 4.19. The system requires that each
transistor be driven separately and that the turn-on of each switch is delayed
until the other is off. Six to ten microseconds per cycle were allowed for the
delay time. In order to achieve a high degree of modulation, the switching
frequency was dropped to about 20 kc. The system functions well with a high
voltage power input but because of the limited closed loop frequency response,
the output was limited to 30 volts P-P.
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i00 kc DC to DC Converter for the Inverter
The converter was mechanized Utilizing a positive feedback, non-
saturating output transformer for sensing when the 2N3448 transistors have
turned off (stored charge removed from the saturated ON transistor) and then
reversing polarity. The saturating core was used to energize the ON transis-
tor's base until saturation; then the loss of voltage across the primary of
the transformer affords a negative drive for the base, turning off the tran-
sistor. Both transistor's bases have negative bias until the output trans-
former switches, since the rate of change of current reverses. This is due
to the increasing impedance of the ON transistor while turning OFF after removal
of the storage charge. The di/dt reversal generates an opposite polarity voltage
waveform.
The converter's electrical schematic is shown in Figure 4.20 and the
efficiency calculations are in Table 1. _igure 4.21 shows the test setup for
making the power measurements.
Results of this 400 Hz Inverter Mechanization: This mechanization
finally had to be dropped. Since the switch voltage capability prevented the
generation of the + 36.8 volt peak amplitude because of the large reverse-bias
requirements on the collector to base region and the operation into an inductive
load causing very hig/a power spikes during switching necessitated a reevaluation
of the switching concept. The regulation requirements dictated a high gain
closed loop system which required much lower corner frequencies that anticipated
to stabilize the system. This then presented a sluggish response to the track-
ing error signal/output difference so that the high voltage output could not be
achieved with necessary regulation requirements.
Final 400 Hz Inverter: The general design of this 400 Hz inverter is
similar to a dc-to-dc converter with two distinct differences: (1) the error
signal is held to a dynamic null by the active feedback of the difference between
an externally generated 400 Hz reference oscillator and the output waveform; (2)
the power is switched across a transformer at high frequency. This power is con-
trolled on the secondary side by sensing both error magnitude and polarity of
error signal synchronized with the 400 Hz reference benerated on the same secon-
dary side of the transformer, and finally coupled to the primary side by means
of a blocking oscillator. By controlling the blocking oscillator repetition
rate and by the initiation of pulses, either a burst of pulses or relatively
few pulses can be coupled across the power transformer by means of a unique power
one-shot circuit. The duty cycle of these pulses is a direct function nf thp InR_
ana line demands.
Since the power transfer is accomplished in a switching mode of circuit
operation, inherently high efficiency is offered with transformer size being dic-
tated by the switching frequency. By handling the power switching on the primary
side, the transformer turns ratio can be utilized to increase the voltage where
necessary. Of course, the same circuit philosophy can be used to generate any
arbitrary function by substituting that function for the 400 Kz reference. Natural
restraints are imposed by the frequency, voltage amplitude, and power requirements.
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The circuit has been laid out with the idea of utilizing presently
available commercial microcircuits, both analog and digital, for substitution
in most of the control and timing functions. The power switching circuitry
could perhaps be manufactured in a hybrid flat-pack to reduce size and offer
better matching characteristics.
Generalized Block Diagram: Figure 4.22 shows the generalized block
diagram of the circuit. No attempt is made to present impedance matching and
coupling circuits, but only the necessary explicit functions. Each of the
functional circuits is discussed in detail.
dc-to-dc
Converter
Power
One
Shot
Trigger
Command
r-
Dual < + 6vDC
Regulators
< = 6vDC
< Gnd
Powe r
Switches
IPo!arity Sense
Command
Turn-on
Blocking
Oscillator
Repetition
Rate
Cont ro I
Tuning Cap I
and
Load I Reference
Polarity
Comparator
Neg. _i_
Absol.
Value
Ckt. • " rf
Figure _. 22
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The Power One-Shot Circuit: The power one-shot circuit is shown on
Figure 4.23. This circuit can best be described by explaining one complete
cycle of operation. Upon command from the blocking oscillator circuit, tran-
sistor _ is saturated "on" effectively connecting ground to CR7 and R9 and
permitting current to flow into the base of Q2. Since the emitter of Q2 is at
-V potential initially, this current is limited only by resistor Rg. As the
Q2 base-to-emitter diode turns on, transistor action with heavy drive current
sweeps Q2 into saturation. Thus tap no. 16 on transformer T2 is effectively
grounded and a potential of V established across primary winding 14 - 16.
Simultaneously, a_totr__nsformer action establishes 2V potential at tap 12 and
an even lower potential at tap ll. The initial charg_ across capacitor C2 is
zero volts while capacitor C1 has an initial charge of V volts. As the auto-
transformer action pulls tap ll negative, the zero charge across C2 transfers
this negative potential to the base of transistor Q1. This response aids in
holding the base-to-emitter diode of Q1 reverse-biased during this portion of
the cycle. CI meanwhile has also transf_i'red a potential change of V plus the
potential between taps ll and 12 to the Rll/C1 node. Current flows through Rll
from tap ll of transformer T2. Because the time constant of Rll-C1 is 44 usec,
the potential across C1 does not change appreciably during the time of interest
(3 to 12 usec).
Meanwhile the emitter of Q1 is driven to -2V, the diode CR1 becomes
forward biased, allowing current to flow between the emitters of Q2 and Q1
through the path, R43 T1 primary, and CR1. Energy is then transformer-coupled
to the secondary side of T1 to drive the base of Q2 into saturation. This
drive holds transistor Q2 in saturation until the core of T1 saturates.
The secondary of T1 connected through R1 to Q1 also holds the base
of Q1 reverse-biased. Indeed, if the potential supplied by the secondary of
T1 and the feedback winding of T2 (taps ll-12) are identical, no net charge
will exist across C2.
As Tl's core saturates, the potential which had existed across its
primary and secondary windings is lost. Thus, the negative potential of -27
exists at the primary winding at the R6, C3, and R4 junction. The current is
now limited by R4 alone. This increased negative potential more than over-
comes the zener breakdown potential of CR4 and results in turn-on of transistor
Q4. It is this drive supplied by Q4 actingthrough CR6 and El0 which removes
the stored charge from saturated transistor Q2. Since this charge cannot be
removed instantaneously, transistor Q2 remains "on" until the total charge
can be removed. Therefore, current can continue through Q2 to provide the
necessary energy to sustain the transformer and auto-transformer actions
demanded by the load and feedback circuitry. Upon removal of this stored
charge, however, the transistor action is abruptly ended. This abrupt switch
opening provides a very large di/dt change in the direction to reverse all of
the polarities on the windings. The major contributors to this action are
the leakage reactances of T2. Note that this polarity reversal not only
prevents Q2 from turning "on" but provides a positive potential to be coupled
through an already positively charged capacitor C2 to forward bias Ql's base-
to-emitter diode. (C2 had become positively charged during the saturation
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portion of the cycle when the negative potential was lost on the secondary of
the drive transformer T1.) Its time constant being C2 (R1 + R12), or ll usec.
As the autotransformer action is produced across taps 14 - 16, diode
CR2 conducts, re-energizing T1 and producing voltage on the primary and secondary
windings with the opposite polarity from previously. Q1 remains latched in the
saturation mode until the core of T1 again saturates. Q2's base-to-emitter
diode meanwhile is reversed-biased by Tl's other secondary.
The second time that Tl's core saturates and the voltage drive is
lost produces the same type of latching action which removes the stored charge
from the base region of Q1, this time through R5, CR3, and CR8 which turns on
transistor Q3. Upon removal of this stored charge the switch Q1 abruptly
opens, again producing the large di/dt which reverses the polarity of all wind-
ings on T2. Since there is no positive feedback winding capable of gating on
Q2, the oscillation ceases. In actual _actice, however, it was found that a
small capacitor (C3) had to be inserted between the primary of T1 and ground
to prevent regeneration of the waveform. Capacitors C4 and C5 are speed-up
devices to insure rapid commutation of the switching transformer T1. C1/Rll
provide load balance to the primary of T1 and a necessary load for the feed-
back winding of T2.
Problem Areas in the Power-0ne-Shot:
1. Unsymmetrical switching. Q2 is working much harder than Q1.
2. High dissipation in Rll.
3. Q3 and Q4 are conducting before Tl's core begins to saturate.
4. Ferrite core was used for switching core in T1. Tape wound
core should provide faster switching and improved efficiency.
The Power Switches: The function of the power switches is to provide
positive or negative polarity voltage to the load. The positive potential is
provided by gating on Q8 by turning on the Q6 - Q10 series-connected transistors
by means of a positive signal from the _ signal which occurs whenever the 400 Hz
reference is negative. The negative potential is provided by gating on Q9 by
turning on the Q7 - QII series-connected transistors by means of a negative
signal from the _ signal which occurs whenever the 400 Hz reference is positive.
The transistors operate in the saturation mode whenever they are gated "on" and
are "off" at all other times. Thus, whenever the 400 Hz changes polarity, the
power switches likewise switch to the opposite polarity.
Problem Areas in the Power Switches: The negative polarity portion
of the power switches are not operating in the saturation mode. Instead,
whenever the power one-shot fires, they are pulled into their active linear
region which is a high dissipation area. This hurts the efficiency as well as
reduces reliability.
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The Blocking Oscillator: The blocking oscillator circuit (Figures
4.23 and 4'.24) controls the initiation of the power one shot's output pulse
pairs as well as the spacing between pulse pairs. The spacing between pulses
or repetition rate is controlled by an analog signal coming from the "absolute
value circuit" which provides only the negative portion of the amplified error
signal. Thus, when a null or very small error exists, the repetition rate
command receives no contribution from the absolute value circuit. However, R27
establishes a minimum repetition rate of 5kHz. Although the rate is controlled
by the analog error signal magnitude, the actual triggering of the blocking
oscillator is accomplished with binary NA_ND logic. This logic pb_-sically shorts
and opens the base control of Q12 which provides the drive for the oscillation.
This is shown at the R26/C5 junction. The blocking oscillator's output trans-
former T3 (pins 6 - 5) couple the pulse to the base of Q5. The negative going
waveform saturates QS, effectively shorting the base of Q2 to ground through
CR7 and R9.
The 400 Hz Reference: American Time Products, Frequency Standard:
Type IO consists of a subminiature tuning fork made of iso-elastic material,
a drive and a pickup system, a transistor and associated circuitry. An internal
voltage source of 1.2 to 1.6 volts dc is supplied with 6 VDC applied across R29
and the required voltage dropped across two forward biased diodes, CRI9 and
CR20, which are in parallel with the 400 Hz reference input, the red terminal
(see Figure 4.25). The case of the device must be grounded, and the yellow
terminal supplies the reference 400 Hz output with a peak amplitude of_O.lO
volts.
Since the current required from the output terminal exceeds 3 uamp,
it is necessary to insert a 0.I uf coupling capacitor between this terminal
and the Darlington buffer amplifier. This capacitor could be eliminated and
the Darlington buffer obviated by utilizing a field effect transistor as the
buffer.
Reference Buffer Amplifiers: Because of their off-the-shelf avail-
ability, transistors were used in Darlington connections to provide the impedance
buffer needed to prevent loading down the reference (see Figure 4.25). Also,
because of the inherent high gain, the first buffer stage also provides a voltage
gain of 20 to the reference amplitude. This signal is capacitively coupled to
a second Darlington amplifier which impedance converts this signal to a low
output impedance (less than one ohm). This signal then drives two high gain
differential amplifiers, AI, the 400 Hz comparator and A2, the difference
amplifier.
400 Hz Comparator: This circuit (Figure 4.26) consists of a high
gain dc amplifier which in the final configuration could easily be an off-the-
shelf micro-circuit. The circuit function is to provide a large voltage of
opposite polarity to the 400 Hz input. Two output channels are required, the
one channel being the complement of the other. For brevity these channels
are noted as A and _ on Figure 4.2 6. The A channel provides a + 4 volt output
square wave which is 180 ° out of phase with the reference input_ The _ channel
is in phase with the reference input. The _ channel drives the power switch,
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is used in the capacitive energy reducer trigger circuitry, and is used in the
logic turning on the blocking oscillator trigger pulses. The A channel is used
in the logic circuitry as well.
The Difference Amplifier: This circuit (Figure 4.26) also consists
of a high gain dc amplifier. It could be an off-the-shelf micro-circuit. The
circuit compares the difference between the reference input and the load output
voltage waveform. As the output waveform deviates from the desired reference
waveform, a difference error signal is generated and amplified by the difference
amplifier (A2) (see Figure 4.25). Two output channels are required for use in the
circuitry, one output being the complement o_ the other. These outputs are identi-
fied on Figure 4.25 as [ and _ . The [ and _ outputs are used to provide the
negative absolute value circuits inputs, and also for driving the error compara-
tor (A3) (see Figure 4.25).
The Error Comparator: This circuit also consists of a high gain, dc
amplifier (A3)(Figure _]25). It could be an off-the-shelf micro-circuit. This
circuit provides a large voltage (+ 4 vdc) of opposite polarity whenever an error
voltage exists at the output of A2--on the @ channel. Two separate complementary
channels are required for outputs on the error comparator. They are labeled B
and _ on Figure 4.25 and 4.26. These channels are both used in the binary logic
used to trigger on the blocking oscillator. The B channel is also used in the
capacitive energy reducer circuitry.
Buffers for the Analog Building Block Logic: To prevent loading down
of the high gain dc amplifiers used to generate the analog logic, it was neces-
sary to provide buffer amplifiers which are shown on Figure 4.26. In order to
overcome the emitter-to-base diode offset voltages in these Darlington-connected
amplifiers, it was necessary to use similar diode drops as coupling device_ from
the dc amplifiers to the Darlington devices. This was done on the _and #
and the B and B channels. The A and _ channels, however, were preset by hand-
selecting their output load resistors to null at the necessary off-set voltage.
The first method of controlling the offset is preferable because of the relative
ease of providing the match, as well as the excellent tracking accuracy and
similar temperature coefficients. This entire buffer problem can be obviated
by providing higher output current capability on each micro-circuit amplifier,
i.e., 20 ma output current devices would be more than sufficient to drive the
necessary loads without buffering.
The NAND Logic for Triggering the Blocking Oscillator: This is
another area in which commercially available microcircuits can be used to advan-
tage. Four simple NAND gates are interconnected in series/parallel combination
to provide the necessary logic function for triggering the blocking oscillator.
At present PNP logic is used; however, the normal NFN NAND logic can also be
performed with an increase in the number of gates necessary.
To understand the performance of this logic, realize that each time
the RC circuit in the base path of Q12 in Figure 4.23 is shorted to ground, a
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trigger pulse is initiated. If the RC circuit remains shorted to ground, a
continuous train of pulses occur at the repetition rate determined by actual
analog error (_ + _). Observe in Figure 4.27 that the output waveform is super-
imposed upon the reference waveform with each scaled to a similar magnitude and
phase. This waveform will be used to explain each logic sequence.
Assume initially that the reference waveform and the output are in
synchronism. Since the error signal (_) is zero at this point, B is also zero
while A, being independent of _, is negative. Of course each of these channels
has a complement which simultaneously has inverted polarity (_, _and _ ).
The reference of course is a sinusoidal function and therefore is
changing magnitude as well as polarity of the course of one Hz. At this time
the reference is increasing in a positive sense, while the output voltage (since
it has received no energy from the power one shot) is either at zero potential
or decaying toward zero potential (with respect to ground). The difference
signal and its inverted output ( _ ) is increasing and when this magnitude over-
comes the inherent hysteresis of A3 input the B and _ channels are driven from
zero to their saturated positions which in this instance are a negative 4 volts
for B and a positive 4 volts for B. The NAND logic which commands the blocking
oscillator pulse turn-on has been designed to provide the binary "on" function
whenever a negative potential is presented at the input to one of the input
gates. At this time, _ is positive and effectively latches the _ or B gate to
a positive potential holding this gate "off". _ however is negative once the
hysteresis has been overcome. Since A is also negative its path to the gate is
blocked by the series diode and prevents its interference with the logic gating.
Therefore, during the portion of the reference cycle in which channel A is nega-
tive, the _ channel controls the blocking oscillator pulse initiation.
Note that as full voltage occurs on the reference waveform, that the
output will require no additional input energy from the power one shot. This
assumption is valid only for the case of resistive load. This case is con-
sidered here to simplify the qualitative discussion. At some point past this
maximum reference waveform, the energy supplied from the filter capacitor to
the load will exceed the requirements expressed by the reference waveform.
Here the error output channel (_) changes polarity and after the system
deadband is exceeded _ changes from zero to a positive potential. Now the
channel turns off the NAND logic with this positive potential in effect telling
the power one shot that no more power is required. This same command however
will turn on the capacitive energy reducer. The reducer circuit provides an
additional energy sink for absorbing the filter capacitor's energy thereby
allowing a more rapid RC decay. In the case of the inductive load, the energy
stored in this field will also attempt to alter the output waveform. This
will be discussed later.
When one half cycle has been completed by the reference, the polarity
of A and _ channels reverse. This reversal causes the A or S channel into the
logic gates to be gated "off". The _ or B channel can turn on the power one-
shot only when B goes negative. From Figure 4.27 this can occur whenever the
reference waveform is more negative than the output waveform. Thus, logical
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symmetry has been established for both polarities of the 400 Hz waveform. The
waveform output again tracks the reference with the same deadband-induced ripple
sensitivity apparent on the positive half-cycle. As the maximum negative magni-
tude is reached, the filter capacitor again discharges into the load, the error
polarity changes, preventing the turn on of the power one-shot, and when B changes
from negative to positive polarity, the capacitive energy reducer is again acti-
vated in rapid sequences to reduce the energy content in the filter and thereby
track the reference input. This logic senses the fact of low output voltage
magnitude with respect to the reference _voltage in either polarity regions.
When this low magnitude exceeds the system threshold, the logic •commands the
turn on of the power one shot, and when B changes from negative to positive
polarity, the capacitive energy reducer is again activated in rapid sequences
to reduce the energy content in the filter and thereby track the reference input.
This logic senses the fact of low output voltage magnitude with respect to the
reference voltage in either polarity region. When this low magnitude exceeds
the system threshold, the logic comma_nds the turn on of the power one shot through
the blocking oscillator function.
The Capacitive Energy Reducer Function: Before observing the method
of operation for the capacitive energy reducer, consider the actual requirements
imposed upon the power sources by the load when an inductive component is present.
These requirements are depicted graphically in Figure _.28. The diagram assumes
that power is available from the source whenever demanded.
Figure 4.29 shows the same load and filter, but the power source is
switched in at a rate dependent upon the tracking deadband inherent in the
reference-to-output waveform. The load current is held smooth and continuous
because of the high series impedance value of the load inductance at high •fre-
quency.
When a larger-than-required filter capacitor is present, the load is
no longer tuned efficiently. Not only is resistive power dissipated, but the
reactive component seen by the source will hold the output voltage above the
required reference waveform on the capacitive discharge portion of the cycle.
If tracking is to be achieved, this additional energy must be removed. The
capacitive energy reducer provides this function as shown in Figure 4.30. The
electrical schematic is shown on Figure 4.31.
Figure 4.31 shows the electrical schematic of the capacitive energy
reducer. This circuit consists mainly of complementary NANDlogic for operating
during either waveform polarity and the proper coupling gates and output drivers.
The _ function provides either a positive or negative 4 volt command
into the emitter-follower Q26. A positive command turns on Q23 and holds Q22
off while a negative command performs the complementary result. By turning on
the gate Q23, Q21 is turned off, Q19 is turned on, which turns on Q17 thereby
holding off the driver Q15. However, this logic is modified by the gate Q25.
If the B channel is zero or +4 volts the logic function at Q21 is not altered.
When B changes to -4 volts, this response is emitter-coupled through Q27 to the
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base of Q25. Since this is a pnp transistor, current will flow from the more
positive emitter into the negative base region turning on a negative source at
the collector of Q25. This will pull the collector of Q23 negative and current
will flow through the collector base diode while the base-to-emitter diode of
Q23 becomes reverse-biased. Q21 still remains held off.
m
When A is positive, Q22 is helf off, and the gating logic depends upon
the polarity of channel B. When B is positive or zero potential, this voltage
emitter coupled through Q24 holds 020 off. This action holds on Q18 and Q16 which
prevents the driver Q14 from turning on. When channel B goes negative, the logic
reverses _d +_v.,e driver is gated on. Therefore, when A is positive and B is nega-
tive the driver QI4 is turned on; effectively shorting the output load and filter
through a 200 ohm resistor (R38) to a negative 6 volt buss. Since the output is
positive during this portion of the cycle, a rapid discharge of the filter capa-
citor's energy results. When the error voltage ( _ ) drops within the deadband
threshold, B resumes a zero potential and the driver switch opens again.
w
A negative value of A holds Q23"off so that B again controls the logic
necessary for energizing Q15 (driver). A negative _ turns on Q22 effectively
holding Q20 off regardless of the polarity of B. Otherwise, when A is negative
so that Q22 has been saturated to ground, the emitter of Q24 and Q27will not
rise above -0.3 and +0.3 volts respectively, regardless of how far positive
channel B goes. This would change the logic since a positive value of B is
necessary to gate "on" Q21.
Performance of the Inverter: The inverter circuit has been mechanized
as a breadboard model in early Ma_ of 1966. Although the attempt was to mechanize
and not optimizejits operation resulted in 50% overall efficiency at nominal (28
volts dc) input voltage for a i0 watt load. Because this mechanization involved
using available hardware including semiconductors, the transistors used in the
power switch area (see Figure 4.23) do not exhibit an attractive hFE for switch-
ing at the current levels necessary. They exhibit about a 3 to 5 gain at 500 ma
collector current. As a result the drive circuitry does not provide sufficient
drive to saturate them at full load. When better switches were substituted (hFE
of 8) the efficiency was improved to 63%. Before the circuit can be fully tested
for environmental operation, a better complementary, high voltage set of switches
must be found for operation at 500 ma.
4.2 DC to DC Converter
A 60 volt DC power supply was designed and breadboarded which utilized
the switching regulator technique for load/line regulation. However, instead of
supplying the switching type pass transistor in the secondary side of the power
transformer, the dc-to-dc chopping transistors utilized for transferring the
energy across the transformer windings and stepping up the voltage were also
prevented from oscillating upon command from inhibit circuitry in the primary.
A block diagram of this circuit is shown on Figure 4.32.
The circuit operation is as follows: at turn-on, the dc-to-dc con-
verter gradually charges the filter. When the voltage across the load reaches
a preset magnitude, the error voltage now generated is enough to turn-on the
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200 kHz chopper acting through the difference amplifier and the driver ampli-
fier. The voltage transferred back to the primary side of the circuit is
filtered and rectified, supplYing a DC voltage necessary to energize the inhibit
circuitry thus preventing the 100 kHz chopper from oscillating until this voltage
is removed.
Tunnel diode circuitry is used to sense an overcurrent condition
(1N2934's). When the current exceeds 120 ma these diodes are triggered onto
their higher voltage state. This voltage is enough to back-bias the base-to-
emitter diodes of each of the chopping transistors, preventing oscillation
and effectivelY shutting down the circuit. After a reasonable time delay set
by an RC time constant in the overload turn-off command circuit which had
simultaneouslY latched on, the inhibit condition is removed and oscillation
allowed to continue. If the overload exists, the circuit again shuts the system
down.
The general waveforms are shown in Figure 4.33 and the following Figure
4.34 shows the actual schematic of the circuitry. Although this circuit was
mechanized, it was decided by NASA_hat the total number of cores necessary to
achieve mechanization (3) reduced the desirability of the circuit from the package
size standpoint. Also, because two separate bias voltages had to be supplied by
one of the additional cores, it was also felt that circuit component count and
thus the reliability of the system suffered needlesslY when the more normal type
switching regulator performance was used as a comparison. At this point the
mechanization wasdropped and since NASA's present 60 volt supplY already utilized
a switching regulator for its mechanization as did the dual power supply, it was
felt that the only path open was to present a detailed analysis of the switching
regulator design. This analysis is presented in the following section (4.3).
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4.3 Phase II - Analysis of Switching Regulation
The switching regulator circuit involves switching the power input
to an L-C filter at a rate necessary to achieve line and load regulation.
The method used to achieve this regulation is to compare the filter output
voltage with a reference voltage• Deviation from the reference will generate
an error voltage whose sense can be used to energize or deenergize the switch.
To achieve fast response to this error voltage and increase the regulator per-
formance, a high gain difference amplifier and regenerative switch is employed.
The blockdiagramof the closed loop system is shown below in Figure 4.35.
+O
-O
SWITCH
f_
i i
I Regen.
Switch
L
T
v
Figure 4.35 - Block Diagram of Switching Regulator
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Method for Specifying the Switching Regulator Filter when Restrained
by System Specifications: Restraints can be imposed upon the filter values as
well as upon the switching times necessary to achieve the desired output. These
restraints are implicit in the performance specifications and will be shown
to necessarily limit the actual regulator's capability. In many cases the liml-
tation results from lack of suitable components to accomplish the desired function,
while in other cases specifications will conflict divergently so as to produce
unrealizable circuit elements.
The instantaneous voltage and current relationships of the L-C filter
will depend upon the state of the switching device, as well as upon the applied
potential variation and the line/load changes. The current and voltage equations
with respect to time are derived for the "on" state when energy is supplied
through the closed switch to the filter, and for the "off" state when the switch
is opened, allowing the collapsing field in the inductor (L) to supply the neces-
sary energy to sustain the potential across the load demanded by the capacitor
(C) (see Figure 4.3_).
Derivation of Useful Equations for the L-C Filter: The instantaneous
voltage and current relationships of the L-C filter will depend upon the state
of the switching device as well as upon the applied potential variation and load
changes. The current and voltage equations with respect to time will be derived
for the "on" state when energy is supplied through the closed switch to the filter
and for the "off" state when the switch is opened allowing the collapsing field
in the inductor to supply the necessary energy to sustain the potential across
the load and filter capacitor.
E
THE "ON" STATE DERIVATION
FIGURE 4.36 Equivalent Circuit for "On" State
The equivalent circuit shown above assumes that instantaneous switch-
ing occurs at t = o with no losses in the switch and the back-biased diode shown
in Figure 4.35 has no leakage.
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At the time t = o+, current Inom. is assumed to flow through L and voltage Vmi n
exists across the capacitor. The defining mesh equations are:
C1)
!Si +
--C J _ C.-" -
Taking the La Place transform of each equation and satisfying the boundary con-
ditions results in:
E
(2)
C3)
_,co÷) - _, <°*) + _',_+ -Z&)Z_as),SC C4)
Define
(see Figure 4.56).
In Matrix Form:
5
C
'<o,) - Z',
L .T._,,,_
...... _ .... - °
-'- _'LC _-I - s_
w _
_C 5C
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The matrix determinant _ is:
c*O<_,c*O-,...c;
° . , . _ ._ . -_ _ _
7 _c L.c.
To find the current Il(S):
-rE-V,,.,_.+ L .._,,,,_ ¢ c
( n)
-- -- it
) v.,.._.'_ s,...G.
rlL •_ -- ...... _ ;i.,,,,- .......... I
E"
(5)
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5
÷\_ L. -
?.,
L¢-
' ' i, | • I
!
_ --' s÷
,, . L II
"S _" )s 4--!L _ 4. I-k.
(6)
For convenience these values can be substituted by:
_---L II |
(7)
I
0/.. --. _.-._
m
_ mmm_
L¢-,
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(9)
(_o)
(n)
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The inverse La Place Transform of this form is:
_.,_,,+_.)_ _ _C_,-a_)_"( -_'
Substitution and simplification gives:
Where
for reliability
where
_ Peak AC ripple
L
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The output voltage is expressed as:
I'
I_ =
S I_÷ -L
S¢-
!
m
S_
E-V_ 4-
(14
I
(15)
87
LMSCIHREC A782893
C. A._.
V_,_.. - _ _ v_ Lc,
This expression is in the same form as il(t ) and its time value is the following:
(_6)
(_7)
V_ G
(_8)
t . V,,,_Le.,
I
_,_C_,)_
(_)
(21)
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The inverse La Place Transform is:
(23)
//
The "Off" Condition: The current and voltage relationships with
respect to time are now developed for the filter with the switch in the "off"
condition. Again, there are assumed boundary conditions for the L and C com-
ponents and the ideal diode now acts llke a short circuit.
89
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I
Vo
Figure 4.37 - Equivalent Circuit for "Off" State
The equivalent circuit shown above assumes that instantaneous switch-
ing occurs at t = o with no losses in the diode shown in Figure 4.35- At time
t = o+ current i (o) is assumed to flow through L and voltage v (o) exists across
the capacitor. The defining mesh equations are:
÷ - ..........0 /_ (24)
(25)
Taking the La Place Transform of each equation and satisfying the boundary con-
ditions results in:
•
(26)
(-27)
9o
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or in matrix form:
S
S
!
The matrix determinant _ was derived from equation (S) and is:
(s) Z_ = _ (s2 +i__s + i )
T Rc i-U
To find the voltage VJ (s) :
" = giles)
• S J
7.. /,_x Z C s # .._,.,,,_/,,.
--. . ,
i .
( 28'
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_} =
, ,)
_m
P.
S--/- "------
I
l_
J-C.,
The inverse La Place Transform is:
(_+<><5.+ U
(29)
(30)
(3_)
eJ<e) =
-V_,,,,,,C
!
i
je_
_ _ = .___----
o,.÷- _
(3_)
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Substitution gives:
(E(Vo+a) 2 - x_v o teo(t) = 1 -XT_ - _ sin (_ t + O )
1 -1
_here@ = ta_"I (% + _ ) _- _
,LI , , , ,
Vo
again letting:
V° = rated output voltage
= peak AC ripple
Vo +_ = Vmax
vo -A= V_n
Inom = volR
(33)
To_indi_(s):
%./f.:4,_,
5
I
_C.
oe_.,
-- - , ,± ,
-F
(34)
m
m
e.CV_A×
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-R_V_
s + _E- L=_o----"i
| .
'--S _-W UC.
I
(35)
" The inverse La Place is:
I Z +0,,,,,,
where _5 ----
u
•This solution has the same form as (34):
m
Vo+A
=o
sin
(
(_t+ _).
(36)
(37)
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Solving for X = the Dilemma: A restraint can be placed on X by
solving eo ('t) at' tame t = b.' Thi's'"is the voltage equation which defines the
voltage decay during the time that the switch is open. By definition
eo/(t = o) = Vo + A.
• . ., _ ,
' /,._L'_ _ j+-.;_;, ,,,,,.._. .., ___L'¢-'
-,
"_'d_ I ....
u ..... .,
._/
//,.
/
_ ,. _ , _ ,,,
Jn __j _w
I-7 _.+aJ
. ._., /:.,,,o_:_
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0
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Selectinga Turn-off Time (toll): In order to determine system para-
meters it is necessary to assume certain conditions:
e _j _Vo__ )
1
6 = _'_ _ _.... _"_
"' ' ' '_---IVI+_°-_-_V-
_.V_-,.,xj
_ i _ii
n i _,., i --
cv.-4"+_v.+.f<_-O_
--k
J
°-
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"I = i _ac.
"V"_."o-aJ
_ m _ i , i
"_'--.-_ / I. o_o ld a,_£ = ,, .
Vo-A
= 3.6W. o1,_.
L. ,,)'_ 6 X I4 "Z
G
•e..l,,oo_¢..C ..- lo-_ -f-
2z..C = .Sl_q-x _m
_j'_.L'C. -_ = 7.7..0 X tO-_
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1.39xlo'
|
i
-a
= 7.2. Y.lo
i
by iteration:
= .&_ _l._gxl_t.99
To calculate ton:
i n in
f_
°
¢-o(:_o.%= Vo,.
Using the same conditions and assumptions as the tof f case:
Vo('l.o,')-E- _(_-Vo') . ooo_V2I --- X')• _, _ (#*..÷ -
e
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4)I"
I.O_ -=
,rE= 3
_ 2.
2-
_...._
i
• 99_
/'L= r,_"lI,_÷T,+..-'
"k.=_,_° i
t
._c_
4,
"_o. - _1_._..
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In summary a switching regulator can be designed from the following
parameters:
R=3.6K
L = .259h
C = .OlO /_fd
= .01
Vo
E = 3/2
Vo
to have an ideal switching frequency of f =
I 1 " h x 1066+512
f = 1.75 x 104= 17.5 kc
A set of design curves could be generated (given sufficient time) to
sh°w the interacti°n °f the regulati°n _V__o___ and the line<v___) upon
switching times with X as a parameter (see Figure 4.38 and 4.39).
E @
i
I
"'ON" ] t- i ill t t t z] t z t zJ t , z zJ
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Figure 4.38
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Figure 4.39
To clarify this explanation assume that the line variation is given
as E1 and E2. The output voltage required is specified as Vo. The load varia-
tion is R1 and R2. Then the L/C ratio (which with the values of R1 and R2
specify an Xl and X2) can be varied to achieve reasonable turn on and turn off
switching times. The variation of the X parameter of course must be held be-
tween 0 and 4 for circuit reliability (0 ( X < _). Thus, E1 and E2 when
Vo vjo
compared _-lth X1 and X2 define a ton and tof f switching time. The regulation
achieved by these values is automatically secured by using the proper
Vo
E scale. If 1% regulation is required, the --E (1%) scale is used. Thus,
vo Vo
realizable values of switching times and L/C ratios can be determined graphically
with knowledge of the load/line regulation and the required output voltage and
its allowable variation.
Figure 4.40
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The sametype of design curves could be developed to optimize the core size
and magnetizing current requirements for the inductor as well as specify the
peak currents necessary to achieve proper regulation. I o is the nominal load
current (Vo/R) . I 1 is the peak current supplied from the energy source. The
parenthesis indicate regulation requirements (1%- 0.1%, etc.).
lO3
• LMSC/HREC A782893
5.0 FU_JRE RECOMMENI_TIONS FOR RADIATION RE_ISTART POWER SUPPLIES
As a result of the success encountered in mechanizing the laboratory
feasibility model of the 400 Hz inverter, it is clear that a simplified and
refined version of the 400 Hz can be designed and fabricated to meet NASA's
demanding environment. The proposed project is described in detail under
separate cover.
Essentially, the improved version overcomes the shortcomings of the
laboratory model because it will (1) generate the 400 Hz reference through the
use of a crystal controlled oscillator operating at a high multiple of 400 Hz
and counted down to 400 Hz via digital flip flops; (2) regulate the amplitude
of the square wave by comparison with a temperature-compensated zener; (B)
remove all odd harmonics via an active filter using two IC operational ampli-
fiers and an R-C network (no even harmonics exist due to the countdown action
and the resulting symmetry of the square wave); (4) the power one-shot will be
greatly simplified, the timing transformer T1 eliminated and replaced by IC
digital circuits; (5) the power switch section redesigned; and (6) the logic
section simplified. The result will be a high efficiency (80% to 85%), high
performance inverter composed almost entirely of integrated circuits, both
digital and analog, and thick film networks.
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